




Title: GENERATING ADJUSTABLE-DELAY CLOCK  
SIGNAL FOR PROCESSING COLOR SIGNALS


Inventor: Ha Chu Vu

Docket No.: 08211/0200375-US0

1/16



*Fig. 1*



*Fig.2*







Fig. 3



*Fig. 4*



**Fig. 5**



*Fig. 6*


700 ↗

PHASE	SIMULATED			SET 1		SET 2	
	$\alpha$ DEG.	a	b	a	b	a	b
P1	0	16	0	4	0	4	0
M1	11.25	12	4	3	1	3	1
M2	22.5	8	8	2	2	2	2
M3	33.75	4	12	1	3	1	3
P2	45	0	16	0	4	0	4
		TOTAL1 = 16		TOTAL2 = 4			

$$\text{PHASE STEP} = 360^\circ/32 = 11.25^\circ$$
$$45^\circ/4 = 11.25^\circ$$


WEIGHT VALUES FOR SIMULATED PHASES

*Fig. 7*






9/16




PHASE ADJUSTER IC

*Fig. 9*




Title: GENERATING ADJUSTABLE-DELAY CLOCK  
SIGNAL FOR PROCESSING COLOR SIGNALS  
Inventor: Ha Chu Vu  
Docket No.: 08211/0200375-US0

*11/16*






*Fig. 11*



PHASE SELECTOR CHIP

*Fig. 11A*





PDAC  
**Fig. 12**





Fig. 13



*Fig. 14*